CMPE 584 -Reconfigurable Computing

HW Number: 4 Subject: Reading Assignment Release date: Oct. 15, 2003 Due date: Oct. 22, 2003

Read the following paper and write a two-page summary: T. SANSALONI, J. VALLS, K.K. PARHI "Digit-Serial Complex-Number Multipliers on FPGAs" Journal of VLSI Signal Processing 33, 105–115, 2003 2003 Kluwer Academic Publishers

Download document in pdf format or zip format.

HW Number:	5
Subject: 	Implementation
Release date:	Oct. 15, 2003
Due date: 	Oct. 22, 2003

					

Design a 2-by-2 multiplier by using LUTs and fast carry logic of the FPGA.

Use this multiplier to design a 4-by-4 multiplier.